			£K
	Application No.	Applicant(s)	
Nadio o al Allamobilido	10/605,217	HSU ET AL.	
Notice of Allowability	Examiner	Art Unit	
	Pamela E Perkins	2822	
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.31	S (OR REMAINS) CLOSED in ) or other appropriate communities. This application is su	this application. If not including the inclu	ded e course. <b>THIS</b>
1. $igwedge$ This communication is responsive to <u>the amendment filed</u>	on 10 May 2004.		
2. 🗵 The allowed claim(s) is/are <u>1-9</u> .			
3. $igotimes$ The drawings filed on <u>16 September 2003</u> are accepted b	y the Examiner.		
4. Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the:  1. Certified copies of the priority documents hav 2. Certified copies of the priority documents hav 3. Copies of the certified copies of the priority do International Bureau (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.  5. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv 6. CORRECTED DRAWINGS ( as "replacement sheets") mu (a) including changes required by the Notice of Draftsper 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner Paper No./Mail Date  Identifying Indicia such as the application number (see 37 CFR deach sheet. Replacement sheet(s) should be labeled as such in  7. DEPOSIT OF and/or INFORMATION about the depot attached Examiner's comment regarding REQUIREMENT	e been received. e been received in Application ocuments have been received of this communication to file MENT of this application.  Initted. Note the attached EXA res reason(s) why the oath or set be submitted. Son's Patent Drawing Review of Amendment / Comment or 1.84(c)) should be written on the header according to 37 CFF osit of BIOLOGICAL MATE	in No in this national stage application in this national stage application are ply complying with the remarkable of the complying and the complying in the front (not the complying in the front (not the complying in the front (not the complying in the complying	equirements  NOTICE OF
Attachment(s)  1. ☐ Notice of References Cited (PTO-892)  2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/Paper No./Mail Date  4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. Interview Su Paper No./N 08), 7. Examiner's A	ormal Patent Application (P <sup>-</sup> mmary (PTO-413), Mail Date Amendment/Comment Statement of Reasons for Al  Michael Trint Primary Exami	lowance

## **DETAILED ACTION**

This office action is in response to the filing of the amendment on 10 May 2004.

Claims 1-9 are pending.

## Allowable Subject Matter

Claims 1-9 are allowed.

## Reasons for Allowance

The following is an examiner's statement of reasons for allowance: prior art does not anticipate, teach, or suggest a method for fabricating a trench capacitor where a substrate has a pad layer thereon; etching the pad layer and the substrate to form a deep trench; doping the deep trench to form a buried diffusion plate in the substrate at a lower portion of the deep trench; lining the deep trench with a node dielectric layer; performing a first polysilicon deposition and recess etching to embed a first polysilicon (Poly1) layer on the node dielectric layer at the lower portion of the deep trench, and the first polysilicon (Poly1) layer having a top surface, wherein the top surface of the first polysilicon layer and sidewall of the deep trench define a first recess; forming a collar oxide layer on sidewall of the first recess; performing a second polysilicon deposition and recess etching to embed a second polysilicon (Poly2) layer on the first polysilicon (Poly1) layer; forming a mask layer partially masking the collar oxide layer; removing the collar oxide layer not masked by the mask layer and the second polysilicon (Poly2)

Application/Control Number: 10/605,217

Art Unit: 2822

layer; removing the mask layer; and performing a third polysilicon deposition and recess etching to embed a third polysilicon (Poly3) layer on the second polysilicon layer.

For example, Wong et al. (6,436,760) disclose a method for fabricating a trench capacitor where a silicon substrate is etched to form a deep trench; doping the deep trench to form a buried diffusion plate in the substrate at a lower portion of the deep trench; lining the deep trench with a node dielectric layer; performing a first polysilicon deposition and recess etching to embed a first polysilicon (Poly1) layer on the node dielectric layer at the lower portion of the deep trench and the Poly1 layer having a top surface, wherein the top surface of the first polysilicon layer and sidewall of the deep trench define a first recess; forming a collar oxide layer on sidewall of the first recess; performing a second polysilicon deposition and recess etching to embed a second polysilicon (Poly2) layer on the Poly1 layer; and performing a third polysilicon deposition and recess etching to embed a third polysilicon (Poly3) layer on the Poly2 layer. However, Wong et al. do not disclose, anticipate, teach, or suggest forming a mask layer partially masking the collar oxide layer; removing the collar oxide layer not masked by the mask layer and the second polysilicon (Poly2) layer; and removing the mask layer.

Furukawa et al. (6,225,158) disclose a method for fabricating a trench capacitor where a pad layer is formed on a silicon substrate; etching the pad layer and the silicon substrate to form a deep trench; doping the deep trench to form a buried diffusion plate in the substrate at a lower portion of the deep trench; lining the deep trench with a node dielectric layer; performing a first polysilicon deposition and recess etching to embed a

first polysilicon (Poly1) layer on the node dielectric layer at the lower portion of the deep trench the Poly1 layer having a top surface, wherein the top surface of the first polysilicon layer and sidewall of the deep trench define a first recess; forming a collar oxide layer on sidewall of the first recess; performing a second polysilicon deposition and recess etching to embed a second polysilicon (Poly2) layer on the Poly1 layer; and performing a third polysilicon deposition and recess etching to embed a third polysilicon (Poly3) layer on the Poly2 layer. However, Furukawa et al. do not disclose, anticipate, teach or suggest forming a mask layer partially masking the collar oxide layer; removing the collar oxide layer not masked by the mask layer and the second polysilicon (Poly2) layer; and removing the mask layer.

The prior art made of record in this action does not anticipate, teach, or suggest a method for fabricating a trench capacitor where a substrate has a pad layer thereon; etching the pad layer and the substrate to form a deep trench; doping the deep trench to form a buried diffusion plate in the substrate at a lower portion of the deep trench; lining the deep trench with a node dielectric layer; performing a first polysilicon deposition and recess etching to embed a first polysilicon (Poly1) layer on the node dielectric layer at the lower portion of the deep trench; and the first polysilicon (Poly1) layer having a top surface, wherein the top surface of the first polysilicon layer and sidewall of the deep trench define a first recess; forming a collar oxide layer on sidewall of the first recess; performing a second polysilicon deposition and recess etching to embed a second polysilicon (Poly2) layer on the first polysilicon (Poly1) layer; forming a mask layer partially masking the collar oxide layer; removing the collar oxide layer not masked by

Application/Control Number: 10/605,217 Page 5

Art Unit: 2822

the mask layer and the second polysilicon (Poly2) layer; removing the mask layer; and performing a third polysilicon deposition and recess etching to embed a third polysilicon (Poly3) layer on the second polysilicon layer.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/605,217 Page 6

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**PEP** 

Michael Trinh Primary Examiner